pipe line

For n stages pipelines, the performance improvement is "n" times than non-pipeline structure.


Pipelining attempts to keep every part of the processor busy with some instruction by dividing incoming instructions into a series of sequential steps.




The classic RISC pipeline comprises:

1. Instruction fetch
2. Instruction decode and register fetch
3. Execute
4. Memory access
5. Register write back